Modular multilevel converters (MMCs) can be configured to perform ac/ac conversion, which makes them suitable as railway power supplies. In this paper, a hierarchical control scheme for ac/ac MMCs for railway power supplies is devised and evaluated, considering the requirements and the operating conditions specific to this application. Furthermore, admittance models of the ac/ac MMC are developed, showing how the suggested hierarchical control scheme affects the three-phase and the single-phase side admittances of the converter. These models allow for analyzing the stability of the interconnected system using the impedance-based stability criterion and the passivity-based stability assessment. Finally, the findings presented in this paper are validated experimentally, using a down-scaled MMC.
in Nuremberg, Germany, while additional plants for Germany energy suppliers and the Swedish infrastructure company were planned.
As concluded in [9] and [10] , MMCs will be the main future solution for ac railway power supplies. However, being a relatively recent and unconventional subject, the existing literature on ac/ac MMCs for railway power supplies and similar applications is somewhat scarce. The basic operation of the converter, comparing its direct (ac/ac) and indirect (ac/dc/ac) variants, are discussed in [7] . A control scheme based on capacitor voltage estimation is proposed in [11] . The converter operation focusing on wind turbine generation systems are analyzed in [12] . A study on how the energy variations can be reduced by an appropriate choice of voltage ratio is presented in [13] . The converter operation under asymmetric grid conditions are examined in [14] . The back-to-back operation of two ac/ac MMCs with a medium frequency link are analyzed in [15] . A modulation concept that minimizes the harmonic coupling between the two sides of the converter is presented in [16] . Different semiconductor technologies suitable for railway power supplies are compared in [17] . Overall, being scattered on a wide range of topics, the literature on ac/ac MMCs for railway power supplies is sparse and it offers a limited coverage of the subject. Related research topics on which recent studies have been presented are as follows. The control of the modular multilevel matrix converter, including capacitor voltage balancing, is presented in [18] and [19] . The control of the modular multilevel matrix converter under branch fault conditions is discussed in [20] . Capacitor voltage balancing strategies for MMC applications based on model predictive control are proposed in [21] .
Differently from their ac/ac variant, the literature on ac/dc MMCs is extensive, as they have been widely studied in recent years. Notably, the two following subjects are particularly relevant and of significance.
1) A hierarchical control scheme is now a well established and mature solution [5] , [22] , which allows for a decoupled control of the ac-side, the dc-side, and the internal quantities. This scheme can be adapted to the ac/ac MMC for railway power supplies, resulting in a thorough design that improves the existing literature on control of ac/ac MMCs. 2) Admittance modeling of ac/dc MMCs is an increasingly studied subject [23] [24] [25] [26] , typically with focus on the 0885-8993 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
three-phase side of the converter. These models allow for analyzing the stability of the interconnected system using the impedance-based stability criterion [27] and the passivity-based stability assessment [28] . So far, admittance models for ac/ac MMCs have not been investigated, meaning that an adaptation of the models proposed for ac/dc MMCs is a timely task. Moreover, this subject combines well with the design of the control system, which has a significant shaping effect on the converter admittances [26] . This paper aims to adapt the aforementioned concepts, originally proposed for the ac/dc configuration, to the ac/ac MMC for railway power supplies. Clearly, the adaptation is not straightforward due to the dc quantities being replaced by ac quantities, which has several implications on the operation of the converter. The studied application concerns several European countries, and Sweden is used as reference case [8] , [9] . The novelty in this paper and its original contributions are summarized as follows.
1) A hierarchical control scheme for ac/ac MMCs for railway power supplies is devised and evaluated, considering the requirements and the operating conditions specific to this application. Particular care is devoted to designing the internal control, discussing its effects on steady-state harmonics, stability, and dynamic response. 2) Admittance models of the converter, both for the threephase and the single-phase sides, are developed. These models are derived by adapting the method proposed in [26] , [29] to the present application, adjusting the choice of frequency components and including the devised control scheme. The paper is organized as follows. The system model and the control scheme are presented in Sections II and III, respectively, whereas the verification is made in Section V-A. The admittance models are derived in Section IV, with their experimental validation and discussion presented in Section V-B. Finally, Section VI summarizes this study and its conclusions.
II. SYSTEM MODEL
In the Swedish railway power supplies, the converters act as an energy interface between the three-phase 50-Hz utility grid, with phase voltages given ideally as
and the single-phase 16 2 / 3 -Hz railway grid, with voltage
which is tuned at strictly one-third of the utility fundamental frequency [8] , [9] . Fig. 1 shows a typical interface point between the two grids, which features several converters operated in parallel [30] . Three main types of converters are used: 1) rotary converters, consisting of a 12-pole synchronous motor connected to a 4-pole synchronous generator through a common shaft; 2) cycloconverters, based on thyristors; and 3) VSCs, such as two-level VSCs and MMCs.
A. Dynamic Model of the MMC
The MMC analyzed in this paper, shown in Fig. 2 , performs a direct ac/ac conversion, i.e., without dc link, converting the three-phase voltage e into the single-phase voltage v r . The MMC topology consists of three upper arms and three lower arms, each equipped with N submodules and an arm inductor L. Full-bridge submodules are used, which allow for inserting bipolar arm voltages, necessary for the direct ac/ac conversion. Moreover, a resistance R is included to account for the losses in the arm. This study adopts the MMC time-averaged model [31] , which neglects the switching operations, and assumes balanced submodule capacitances within the arm. The converter is modeled on a per-phase basis, dropping the subscript denoting the phase when not needed.
The arm-current dynamics are described using Kirchhoff's voltage law as follows:
where i u is the upper-arm current, i l is the lower-arm current, v u is the upper-arm voltage, and v l is the lower-arm voltage. The arm voltages are obtained using time averaging, which allows for neglecting the switching operations, resulting in v u,l = n u,l v Σ Cu,l (7) where n u,l are the insertion indices and v Σ Cu,l are the sum capacitor voltages.
The sum capacitor voltages are obtained as described in [31] , assuming balanced capacitor voltages and using time averaging,
where v Σ C0 is the average sum capacitor voltage and C is the arm capacitance, defined as the submodule capacitance divided by N .
The insertion indices are the signals used for controlling the converter, obtained as final output of the control scheme, which is described in the following section. They are used for generating the converter switching signals, typically through nearest level modulation or phase-shifted carrier pulsewidth modulation [4] , [5] .
III. CONTROL SCHEME
The control scheme of the converter is divided into three parts: 1) three-phase side control; 2) single-phase side control; and 3) internal control. In order to enable the use of different controllers for the three-phase and single-phase sides, the following transformation of the arm currents is used [4] , [31] :
where i s is the three-phase side current and i c is the circulating current, which comprises one-third of the single-phase side current i r . This transformation allows to rewrite (5) and (6) as
where v s is the voltage driving i s and v c is the voltage driving i c . The different parts of the control scheme of the converter are described in the following and are shown in Fig. 3 .
A. Three-Phase Side Control
Since the converter is connected to the 50-Hz utility grid, which can be assumed strong, current control is a suitable choice for controlling the transferred power and the current dynamics. Synchronous-frame vector current control is a well established control scheme that is often applied to grid-connected inverters, including ac/dc MMCs [22] . This control scheme is a suitable choice for the present application and it operates as follows. The measured three-phase side voltage and current are transformed into the synchronous frame (i.e., the dq frame) and used in the controller, shown in Fig. 3(a) , which consists of: 1) a proportional controller, which sets the closed-loop-system bandwidth to α s ; 2) an integral controller, for accurate tracking of the three-phase side current references i sd and i sq ; 3) a feedforward of the dq components of the three-phase side voltage; and 4) a decoupling term, i.e.,
and
The current references i sd and i sq are set from the active-and reactive-power references P and Q as
where P and Q are provided by the transmission system operator and e 1 is assumed known. After (12)-(13), the voltage references v sd and v sq are reverted into stationary coordinates, obtaining v s for each phase, which are used for calculating the insertion indices. The synchronization with the three-phase grid is achieved using a phase-locked loop (PLL), which outputs an estimatê ϑ(t) of the three-phase side voltage angle ϑ(t). The PLL, shown in Fig. 3(b) , consists of a feedback loop built around an abc/dq transformation of e, which drives e q to zero asθ(t) tracks ϑ(t). The PLL feedback loop includes: 1) a second-order Butterworth low-pass filter
with bandwidth α lp ; 2) a proportional controller, which sets the closed-loop-system bandwidth to α p ; 3) a feedforward of the nominal fundamental angular frequency ω 1 ; and 4) an integrator.
B. Single-Phase Side Control
The frequency of the single-phase side voltage is strictly onethird of the fundamental frequency, as defined in (4). On the other hand, the voltage amplitude v 1 / 3 and the phase shift ψ represent two degrees of freedom which are used for operating the parallel-connected converters in synergy, as shown in Fig. 1 . The voltage amplitude v 1 / 3 is set as a function of the reactive power using a droop controller [9] , while the phase shift ψ is used to emulate the behavior of the rotary converters, where ψ is a function of the active power [30] . In this paper, v 1 / 3 and ψ are kept constant for simplicity, omitting the dependence on active and reactive power, which are relevant when studying the parallel operation of several converters.
In order to operate the parallel-connected converters in synergy, the single-phase side controller is designed for providing a stiff voltage in a grid-forming fashion. In addition, the controller can improve the circulating current dynamic response by including a proportional current controller, as shown in Fig. 3(c) , which sets the closed-loop-system bandwidth to α c , i.e.,
where v r and i c are the single-phase side voltage reference and the circulating current reference, respectively, which are set as
where S r = P r + jQ r is the single-phase side complex power reference, provided by the transmission system operator. The parameter α c can be set to increase the damping of the circulating current dynamics from R/L to α c + R/L. However, excessively high values of α c should be avoided, as that would cause the single-phase side to be current stiff, rather than voltage stiff, hindering the synergetic operation of the parallel-connected converters (cf. Fig. 1 ). For the same reason, the circulating current controller does not include a resonant part, meaning that a steady-state error in i c is allowed.
The circulating current reference (20) is obtained expressing the complex power reference using the definitions of Figs. 1 and 2, i.e.,
where V r and I r are the phasors of v r and i r , respectively, and the overline denotes the complex conjugate of the phasor. Since i r splits equally among the three phases, the phasor of i c results
It can be observed that the proposed controller does not require the actual value of the single-phase voltage v r , since neither a single-phase PLL, nor a voltage controller, nor a feedforward of v r are used in (18) . This is a useful feature, which makes the controller immune to disturbances in v r and improves the passivity properties of the single-phase side admittance [28] , [32] .
C. Internal Control
The last step in the control scheme is the computation of the insertion indices, which are obtained by normalizing the voltage references v s and v c with respect to the sum capacitor voltage. Two solutions are typically used [22] : an open-loop scheme, where the constant reference value v Σ C0 is used in the division; and a closed-loop scheme, where the measured sum capacitor voltages are used instead.
The open-loop scheme inherently gives asymptotically stable sum capacitor voltages, meaning that an arm-balancing controller is not required. However, since the capacitor voltage ripple is not taken into account during the computation of the insertion indices, the multiplication in (7) produces undesired harmonics in the arm voltages. This effect propagates to the arm currents, which are proportional to the arm voltages via the arm impedance as shown in (5) and (6) . Even though this phenomenon is acceptable in ac/dc MMCs, where the second-order harmonic in the arm currents is suppressed [22] , it becomes particularly pronounced in the present application. The 16 2 / 3 and the 50-Hz components of n u,l and i u,l multiply in (8), generating frequency components in v Σ Cu,l at 33 1 / 3 , 66 2 / 3 , and 100 Hz. These components produce numerous undesired harmonics in the arm currents that are difficult to suppress effectively. Therefore, using the open-loop scheme is not recommended for this application.
The closed-loop scheme computes ideal insertion indices, which generate arm voltages that match their references, except for the control system time delay. However, this also produces marginally stable sum capacitor voltages, meaning that an armbalancing controller is required for controlling the average and the imbalance sum capacitor voltages, defined as
to v Σ C0 and 0, respectively. Hence, an arm-balancing controller suitable for the present application is devised.
The first part of the controller drives a 16 2 / 3 Hz term in i c , which is in phase with n u and n l . This term multiplies the 16 2 / 3 Hz component of n u and n l in (8), resulting in a dc term in the sum capacitor voltages that controls v Σ C . Similarly, the second part of the controller drives a 50-Hz term in i c , which is in phase with n u and in antiphase with n l . This term multiplies the 50-Hz component of n u and n l in (8) , resulting in a dc term in the sum capacitor voltages that controls v Δ C . The arm-balancing controller, shown in Fig. 3(d) , produces the voltage reference 25) with bandwidths α Σ and α Δ , and centered at ω 1 /3 and ω 1 , respectively. Finally, the insertion indices are computed as
The proposed arm-balancing controller presents a drawback. Since Δv c is obtained using v Σ Cu,l , the capacitor voltage ripple tends to introduce undesired harmonics in i c through Δv c . This effect is mitigated using the band-pass filters H Σ (s) and H Δ (s); however, these filters also impact the dynamic performance of the controller, causing a malfunction if the filter bandwidths are excessively low. Ultimately, the undesired harmonics in i c cannot be entirely removed when this control scheme is used. Further discussion about the spectra of i s and i c is presented in Section V-A.
An approximated closed-loop-system transfer function of the average capacitor voltage is obtained from the block diagram shown in Fig. 4 , which is composed as follows. The arm-balancing controller is represented by the block K Σ . The voltage Δv c drives the current Δi c through a transfer function that embeds the current controller (18) into the dynamic law (11) . The current Δi c controls v Σ C via (8),
is the approximated steady-state value of n u . Moreover, since the dc term controlling v Σ C results from the multiplication of two 16 2 / 3 Hz terms, a factor 1/2 is added. The following are the closed-loop-system transfer function results:
The devised control scheme is compared with the solution proposed in [14] , which is the only reference presenting a complete control scheme for ac/ac MMCs for railway power supplies. In the present paper, the sum capacitor voltages and the circulating currents are controlled independently via Δv c and v c , respectively. Instead, in [14] the arm balancing controller modifies the circulating current reference i c including additional ac components for capacitor voltage balancing. This method heavily relies on an effective filtering of the sum capacitor voltages, because any undesired component that appears in i c is amplified by the circulating current controller, which drives i c to match its reference. This could explain why the measurements presented in [14] show distorted current waveforms. Hence, the control scheme devised in this paper is preferable.
IV. ADMITTANCE MODELING
Power converters can be modeled in the frequency domain as an admittance, which allows for using the impedance-based stability criterion [27] for assessing the stability of the interconnected system, formed by a power converter connected to a grid. Then, this stability analysis can be used for evaluating the design of the control system, which has a significant shaping effect on the converter admittances [26] .
The three-phase side admittance of the studied MMC is calculated by superimposing a small-signal perturbation on the 50-Hz grid voltage e = e 1 cos(
where E(f 1 ) = e 1 /2 denotes the Fourier coefficient of e at f 1 . Then, the admittance is obtained as the ratio between the current response to the applied voltage perturbation, i.e.,
Similarly, the single-phase side admittance of the converter is calculated by superimposing a small-signal perturbation on the 16 2 / 3 Hz grid voltage, leading to
which assumes I r (f p ) = 3I c (f p ).
A. Three-Phase Side Admittance
As discussed in Section III-C, the closed-loop scheme computes ideal insertion indices, producing
where T d is the time delay of the control system. Equation (31) links v s to i s through (10) , meaning that neither the sum capacitor voltages nor the single-phase side quantities appear in the admittance calculation. Effectively, the admittance of the ac/ac MMC coincides with the admittance of an ac/dc MMC with analogous settings [26] , and also with the admittance of a two-level VSC [33] , with a VSC phase inductance of L/2. Therefore, the findings presented in [26] can be extended to the present study, i.e.,
where H PLL groups the effects of the PLL on the admittance (see the Appendix).
B. Single-Phase Side Admittance
The closed-loop scheme produces a voltage v c that matches its reference, i.e., which links v c and Δv c to i c through (11) . However, Δv c is a function of the sum capacitor voltages, which complicates the calculation of the single-phase side admittance.
The authors of the present paper have developed in [26] , [29] a method for calculating the admittance of an MMC, obtaining a linear model by analyzing the main perturbation frequency components of the converter variables individually. This method can be adapted to the present application by adjusting the choice of frequency components and by including the employed arm-balancing controller. This results in an accurate admittance model.
In the derivation of Y 1ph , the converter variables are analyzed at specific frequency components, listed in Table I , which are selected as the minimum amount necessary to achieve an accurate result.
1) Steady-State Components: Approximated solutions are used for simplicity, as they do not compromise the accuracy of the final result
2) Upper-Arm Current: The Kirchhoff's voltage law (5) is evaluated at the desired frequencies as
3) Upper-Arm Insertion Index: Equation (26) shows that n u is a function of i u through v c and a function of v Σ Cu through Δv c . Due to the symmetries of the MMC topology, v Σ
The frequency shift terms in (24) are approximated to ideal cosine waves at steady-state frequencies, in phase with e and v r , respectively.
The division by v Σ
Cu in (26) is linearized as
(41)
Including the effects of the control system time delay, the perturbation frequency components of n u result
4) Upper-Arm Voltage:
The multiplication in (7) combines the frequency components of n u and v Σ Cu through addition and subtraction, generating
where the overline denotes the complex conjugate of the Fourier coefficient. 5) Upper-Arm Sum Capacitor Voltage: The multiplication in (8) combines the frequency components of n u and i u through addition and subtraction, generating
6) Solution:
The expressions (38)-(51) are used to build a linear system with 13 equations and 13 unknown variables of the form
where the matrix A contains the coefficients of the linear system, the vector B contains the constant terms, and the vector x contains the system variables This linear system is solved, for instance, in MATLAB using the operation "x = A\B". Finally, the single-phase side admittance is obtained using (30) , with I c (f p ) = I u (f p ), due to the symmetries of the MMC topology. 7) Simplified Expression: A simplified expression of the single-phase side admittance can be obtained by neglecting Δv c in (33) , which allows to substitute (18) into (11), leading tô
Although this expression is not correct in the whole frequency range, it serves as a useful approximation of the aforementioned accurate model. The control system time delay affects the admittance only when the angle ω p T d becomes noticeable, e.g., ω p > ω d , with ω d = π/(10T d ). If α c < ω d , then the term jω p L becomes the dominant term in the denominator of (54) for ω p > ω d , meaning that the control system time delay has a little impact on the admittance.
V. VERIFICATION AND DISCUSSION
The control scheme presented in Section III and the admittance models derived in Section IV are tested and validated through experiments, using a down-scaled MMC prototype. The experimental setup, shown in Fig. 5 , consists of: 1) a three-phase inverter, which produces a 50-Hz voltage and, if needed, a small-signal perturbation; 2) a down-scaled MMC with five full-bridge submodules per arm, shown in Fig. 6 and described in detail in [34] ; 3) a resistive-inductive load, connected to the single-phase terminals of the MMC; and 4) a single-phase inverter, which produces, if needed, a small-signal perturbation at the single-phase side of the converter. The parameters of the experimental setup are given in Table II . The values of L and C are selected as described in [22] , i.e., the arm inductance limits the switching-frequency component of the arm currents, whereas the arm capacitance limits the sum capacitor voltage ripple. Table III shows the parameter values used in the experiments in relation to their full-scale values. It can be observed that the scaling is consistent, meaning that in per unit (p.u.) the experimental setup and a full-scale converter have the same parameter values.
A. Performance of the Control Scheme
The down-scaled MMC is controlled using a Xilinx Zynq-7000 system-on-chip, which integrates programmable logics with a processing system. The control scheme presented in Section III is implemented in the processing system, which operates in discrete-time steps. Therefore, the continuous-time transfer functions are discretized, using the prewarped Tustin method for the second-order transfer functions [35] , and the backward Euler method for the first-order transfer functions. The insertion indices are transmitted to the programmable logic, where the modulation scheme is implemented. Phaseshifted carrier pulsewidth modulation is used, which ensures the balancing of the individual capacitor voltages and symmetrical operating conditions between the arms, given that the carrier frequency is a noninteger multiple of f 1 [36] .
The MMC is first operated in the steady state, using the controller settings given in Table IV . The measured waveforms, presented in Fig. 7 , show that the conversion from three-phase 50 Hz to single-phase 16 2 / 3 Hz is successfully achieved. It can be observed how the single-phase side current (green) splits equally among the three phases and thus the circulating currents (blue, red, and yellow) comprise one third of the single-phase side current.
The current waveforms are then analyzed in the frequency domain, comparing the insertion index selection methods discussed in Section III-C. Fig. 8 clearly shows that the 16 2 / 3 Hz and the 83 1 / 3 Hz components of i s are greatly reduced when the closed-loop scheme is used instead of the open-loop scheme, which agrees with the theoretical analysis. On the contrary, undesired harmonics still appear in i c as a side effect of the arm-balancing controller. Nonetheless, most of these harmonics do not propagate to the single-phase side current i r , which only exhibits a 0.01 p.u. harmonic at 50 Hz.
The arm-balancing controller is tested by means of a step change in the reference v Σ C0 . Since the resistive-inductive load affects the circulating current dynamics, (27) is modified as follows:
with
(56) Fig. 9 shows that the sum capacitor voltages converge to the new reference value and that the transfer function (55) effectively models the average capacitor voltage dynamics. The current controllers are tested by applying a step change in the current references amplitude. This particular test cannot be performed using the experimental setup, because the passive load binds the single-phase side current to the single phase-side voltage according to the Ohm's law. Therefore, varying the load current amplitude while keeping a constant load voltage amplitude is not possible, because the passive load allows operation on a specific operating point. Instead, this test is performed by simulating the MMC time-averaged model in SIMULINK, with the single-phase side connected to a voltage source of value v r . For this test the full-scale parameters listed in Table III are used. In addition, since full-scale converters typically have low parasitic arm resistance [22] , R is lowered to 0.1 Ω. Fig. 10 shows that the currents i s and i r respond to the step changes with the desired bandwidths, i.e., α s and α c , respectively. Moreover, the sum capacitor voltages track their reference v Σ C0 .
B. Validation of the Admittance Models
The three-phase side admittance of the down-scaled MMC is measured by superimposing a small-signal perturbation on the 50 Hz voltage, using the three-phase inverter shown in Fig. 5 . Since the perturbation frequency is programmable, several measurements are made to acquire the frequency-domain plot of the admittance. At every iteration, e and i s are measured to extract their component at f p , obtaining the corresponding admittance value using (29) . Fig. 11 shows the result of this experiment, comparing the measured values with the analytical expression (32) . The two curves are in agreement, which validates the proposed analytical model.
In order to measure the single-phase side admittance of the down-scaled MMC, the 16 2 / 3 Hz voltage is perturbed using the single-phase inverter, shown in Fig. 5 . Again, a set of measurements is performed, changing the perturbation frequency at every iteration, and extracting the admittance value using (30) . Fig. 12 shows the result of this experiment, comparing the measured values with the accurate analytical model, described in Section IV-B, and with the simplified expression (54). The accurate analytical model is in agreement with the measured values in the whole frequency range, which validates the proposed derivation. The simplified expression, which neglects the arm-balancing controller, does not capture the admittance profile in the 8-100 Hz range. Nonetheless, it can be used outside this . Measured sum capacitor voltage waveforms during a step change in the average sum capacitor voltage reference (grey-dashed), which is increased by 20% at t = 1 s. The response of the average capacitor voltage is calculated analytically using (55) and plotted in black. Fig. 10 . Simulated current and sum capacitor voltage waveforms during a step change in the current references amplitude, which are reduced to 50% at t = 1 s. To verify whether the current controllers respond with the desired bandwidths, the current reference amplitudes are low-pass filtered, using α s /(s + α s ) for i s and α c /(s + α c ) for i r , and plotted in black. In the two lower plots the sum capacitor voltage reference v Σ C0 is shown in black. range as an approximation of the accurate model. Furthermore, comparing the two models shows how the arm-balancing controller shapes the admittance in the 8-100 Hz range. This effect is analyzed in detail in Fig. 13 , evaluating the accurate analytical model for different values of K Σ and K Δ . It is observed that K Σ causes the magnitude notch and phase rotation centered at 16 2 / 3 Hz, while K Δ has similar effects centered at 50 Hz. Therefore, it is recommended to consider these admittance-shaping effects when selecting the control parameters K Σ and K Δ . From Fig. 12 , it is observed that Y 1ph has a nonnegative real part in the whole frequency range, i.e., it has a passive behavior. This is a highly beneficial feature, which generally allows for preventing destabilization of critical grid resonances [28] , [32] . The passivity of Y 1ph is achieved through the controller design (18) . In comparison, Fig. 11 shows that Y 3ph has a negative real part for some frequencies, as a result of the more aggressive current control scheme and the presence of the PLL [26] .
VI. CONCLUSION
In this paper, the ac/ac MMC for railway power supplies is studied, focusing on its control scheme and admittance models. The three-phase side control can adopt standard solutions used for grid-connected inverters, while the single-phase side must provide a stiff voltage, in a grid-forming fashion. The closed-loop scheme is the recommended choice for computing the insertion indices, as it prevents the generation of undesired harmonic components in the arm voltages and currents. An arm-balancing controller is however required, which causes harmonics to appear in the circulating current as a drawback of its design.
The three-phase side admittance coincides with the admittance of other grid-connected inverters, because neither the sum capacitor voltages nor the single-phase side quantities appear in the admittance calculation, given that the closed-loop scheme is used. The single-phase side admittance can be obtained by solving a linear system, which expresses the main perturbation frequency components of the converter variables. Its plot shows that, as a result of the chosen control scheme, passivity is achieved in the whole frequency range.
